[22]entry 22 of 29
Enhanced 8-Bit CPU
this entry is written twice, in full
- 1.in brief
Verilog CPU with cache hierarchy & accelerators
- 2.in general
An 8-bit CPU in Verilog with a three-level cache hierarchy, which is a ratio nobody would ship and the fastest way to learn why.
- 3.in particular
A synthesizable 8-bit Harvard CPU with multi-level caches and a 16×16 systolic array accelerator.
- 1.in brief
a processor designed from scratch, with memory caches and an AI accelerator
- 2.in general
An 8-bit processor with a three-level cache, which is a ratio nobody would ship and the fastest way to learn why.
- 3.in particular
A complete processor design with layered caches and a grid of multipliers for machine-learning work.
note
A synthesizable Harvard-architecture CPU with separate instruction/data memory, an L1/L2/L3 cache hierarchy, and a systolic-array accelerator for AI/ML workloads, plus a full toolchain (assembler, test suite, performance analyzer) and example programs.
note
A processor described in a hardware language rather than programmed, keeping instructions and data in separate memories, with three levels of cache stacked between the processor and main memory and a grid of multiply units bolted on for machine-learning work. It comes with its own assembler, test suite, performance analyser and example programs, so a program can be written, run and measured on a processor that exists only as a description.