architecture · C++

CPU Simulatorshipped

Modeling a processor in software.

A C++ CPU simulator with a 3-stage pipeline, hazard detection, and data forwarding.

An OOP CPU model with a fetch/decode/execute pipeline, custom ISA, memory hierarchy with cache levels, hazard detection, branch prediction, and data forwarding to minimize stalls.